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Sensitive charge detection has enabled qubit readout in solid-state systems. Recently, an alter-
native to the well-established charge detection via on-chip electrometers has emerged, based on in
situ gate detectors and radio-frequency dispersive readout techniques. This approach promises to
facilitate scalability by removing the need for additional device components devoted to sensing.
Here, we perform gate-based dispersive readout of an accumulation-mode silicon quantum dot. We
observe that the response of an accumulation-mode gate detector is significantly affected by its bias
voltage, particularly if this exceeds the threshold for electron accumulation. We discuss and explain
these results in light of the competing capacitive contributions to the dispersive response.
Reliable measurements of the charge state of nanoscale
electronic devices may represent a key ingredient for the
realization of future quantum technologies. Typically,
non-invasive and sensitive charge readout is achieved by
means of on-chip electrometers1,2. The scope of applica-
bility of these sensing techniques is quite broad, ranging
from charge noise characterization3–5 to cryogenic ther-
mometry6–8, as well as Maxwell’s demon implementa-
tions9,10 and quantum metrology11–13. Arguably, one of
the research fields that has more largely benefitted from
advancements in charge sensing is solid-state quantum
information processing14–18.
Recently, an alternative approach to implement charge
readout has emerged based on radio-frequency (rf) reso-
nant circuit techniques19–21. Using in-situ gate electrodes
embedded into LC resonators, fast and sensitive charge
detection has been attained22–25 by measuring the dis-
persive shift of the resonator frequency when electron
tunneling occurs. In addition to providing much higher
bandwidth than standard electrometry, gate-based reflec-
tometry has an enormous potential for realizing scalable
quantum architectures. In fact, a number of proposals
has been already put forward to exploit high frequency
techniques to different extents26–31.
Lately, spin-based qubits have been realised in planar
silicon-based accumulation-mode quantum dots18,32,33.
Gate-based dispersive readout may be an appeal-
ing technique to scale these systems up. In fact,
CMOS-compatible architectures have been recently pro-
posed27,28 which identify routes toward large scalability
of silicon-based spin qubit systems. The suggested read-
out protocol crucially relies on the gate-based dispersive
technique discussed here. It has, therefore, become top-
ical to understand its operational boundaries or limita-
tions. In the specific case of accumulation-mode devices,
it has been proposed that the same gate(s) used to de-
fine the qubit(s) may be used for dispersive readout26,27.
This would require operating the gate(s) above threshold
voltage. However, one has to be aware that the gate ca-
pacitance may significantly vary upon bias voltage and,
in some circumstances, its contribution may dominate
over the tunneling capacitance34. This is a potentially
detrimental situation for readout performances. We note
that this issue has not been raised before, since previ-
ous accounts of dispersive readout were based on either
depletion-mode devices22 or etched nanowires23–25.
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FIG. 1: (a) SEM image of a device similar to the one used
in the experiments and schematic view of the measurement
set-up. The gate electrode embedded into the resonant cir-
cuit is highlighted in blue. The approximate region where the
quantum dot is formed is highlighted with a solid red circle.
(b) Artistic illustration of the portion of the device enclosed
by the dashed line in (a). Electrons are schematically de-
picted as red spheres. An isolated electron is representative
of the quantum dot position. The gate sensor is shown to
operate below threshold voltage. (c) Similar illustration as in
(b) except for the gate detector being shown to work above
threshold voltage. (d) Characteristic frequency response of
the resonator used in the experiments.
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FIG. 2: (a) Phase response as a function of VBL and VGD. Labels indicate charge occupancy of the QD. VSG = 1 V, VBR = 1.4 V,
VSL = 1 V, VDL = VIG = 1.4 V, VSD = 0.4 mV. (b) Similar plot as in (a) except for VSG = 0 V. (c) Measurement of the dc
current between Source and Drain as a function of VGD at VSG = 0 V (blue trace) and VSG = 1 V (black trace). VSD = 0.6 mV,
VBL = 0.98 V in both cases, as highlighted by the colour-coded dashed lines in panels (a) and (b). All other experimental
parameters are unchanged.
Here, we perform gate-based dispersive readout of an
accumulation-mode quantum dot (QD) fabricated on a
planar silicon substrate. By adjusting the dc voltage ap-
plied to the gate detector, we observe a significant degra-
dation in the phase response when the bias voltage ex-
ceeds the threshold for electron accumulation. We dis-
cuss these results in the context of a simple metal-oxide-
semiconductor (MOS) capacitance model to explain the
voltage-dependent capacitive contributions to the res-
onator response. The sample used for this study is a MOS
field-effect transistor fabricated on a near-intrinsic natu-
ral silicon substrate. Three layers of Al/AlyOx gates are
patterned with electron-beam lithography and deposited
on a 8-nm-thick SiO2 gate oxide
35,36. A scanning elec-
tron micrograph (SEM) image of the metal gate stack
of a device similar to the one used in the experiments
is shown in Fig. 1(a). Upon application of dc voltages
to individual gate electrodes one can locally accumulate
a two-dimensional electron gas (2DEG) or form tunnel
barriers at the Si/SiO2 interface. We tune these voltages
to create a QD approximately in the region highlighted
in red in Fig. 1(a) and represented by an isolated electron
in Fig. 1(b) and (c). This is achieved by forming tunnel
barriers with gates BL and BR, and electron reservoirs
with gates SL, DL and IG. Note that SL and DL extend
to heavily n-type doped regions acting as source (S) and
drain (D) ohmics. Gate SG can be used to locally pinch
off the drain reservoir when operated below threshold
voltage, as we shall discuss later. The gate detector (GD)
is highlighted in blue in Fig. 1(a). It can be dc biased
in a similar fashion as the other gates, and, therefore, it
allows one to perform charge readout with or without a
2DEG directly formed underneath it. Figures 1(b) and
(c) schematically represent these two operation modes.
Gates CG and PL are kept at fixed potentials of 0.22 V
and 0 V, respectively.
In order to carry out gate-based dispersive read-
out, gate GD is embedded in a resonant LC circuit,
which is made up of a surface mount inductor (L =
220 nH) and the device’s parasitic capacitance to ground
(Cp = 979 fF). The resonator response (resonant fre-
quency fR = 343 MHz, quality factor Q = 30) is shown
in Fig. 1(d). The resonator is connected to a low tem-
perature bias tee [see Fig. 1(a)] which makes it possible
to superimpose a rf signal and a dc offset. Reflectom-
etry is performed at 340 MHz via homodyne detection
of the reflected signal after two stages of amplifications
(low temperature and room temperature stages). The
phase response, ∆φ, relates to modifications in the sys-
tem total capacitance34, ∆C, upon variation of the ex-
perimental parameters, and it reads ∆φ ≈ −piQ∆C/Cp.
This leads to dispersive detection of charge transitions
in the dot whenever electron tunnelling occurs. In fact,
tunnelling events generate an additional capacitance con-
tribution, known as tunnelling capacitance22,23, which
reads ∆Ct = α
∂<ne>
∂VGD
, where α is the gate sensor’s
lever arm37 (≈ 0.1 eV/V for the device studied here)
and < ne > is the average charge of the quantum dot.
Therefore, the larger the sensor’s lever arm the better
it performs in terms of readout sensitivity, which led to
a sensitivity as high as 37 µe/Hz1/2 in FinFET transis-
tors23. This was mainly due to an α-factor as large as
0.9 eV/V, obtained by using high-k gate dielectrics as
thin as 1.3 nm. Besides rf dispersive readout, we also
detected the quantum dot charge state via standard dc
current measurements. In order to do this, we apply a
dc voltage bias (VSD) to the source and record the de-
vice current at the drain with a digital multimeter after
transimpedance amplification at room temperature. All
the experiments are performed in a cryogen-free dilution
refrigerator at a base temperature of nearly 45 mK.
The dispersive phase signal from the resonator is shown
in Fig. 2(a) as a function of VBL and VGD. Parallel di-
agonal lines result from enhanced capacitive contribu-
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FIG. 3: (a) Derivative of the phase response as a function of VBL and VBR. Labels indicate charge occupancy of the QD.
VGD = 0.7 V, VSG = 0 V, VSL = 1 V, VDL = VIG = 1.4 V, VSD = 0.4 mV. (b) Phase response as a function of VBL and VBR. The
other experimental parameters are the same as in (a) except for VGD = 0.5 V. (c) Phase response as a function of incremental
variation of VBL at VGD = 0.7 V (blue trace, right axis) and VGD = 0.5 V (red trace, left axis). The red trace is taken from
the plot in (b) at VBR = 1.225 V, the blue trace is taken from the plot in (a) at VBR = 1.005 V (before derivative is taken).
∆VBL = 0 corresponds to VBL = 1.02 V (VBL = 1.05 V) for VGD = 0.7 V (VGD = 0.5 V). Vertical black dashed lines are guides
for the eye to indicate the positions of Coulomb peaks.
tions at the degenerate charge configurations of the QD.
At these points, electron tunneling between the quan-
tum dot and the electron reservoirs is cyclically driven
by the oscillatory voltage applied to the resonator. Be-
tween each pair of consecutive lines, tunnelling is forbid-
den due to Coulomb Blockade, and, consequently, the
phase response is suppressed. Interestingly, in the up-
per part of the plot (for VGD > 0.61 V) the phase signal
shows large fluctuations that overshadow the resonant
peaks. This region of poor rf readout corresponds to a
deterioration in the aspect ratio of the Coulomb peaks, as
we observe with the standard dc current measurements
shown in Fig. 2(c). The smearing of the peaks and the
appearance of a current offset are to be attributed to ei-
ther the formation of a 2DEG underneath the sensor gate
or to enhanced transparency of the QD tunnel barriers.
Indeed, the former would provide an additional pathway
for the electrons to bypass the dot blockade, while the
latter would make co-tunnelling increasingly likely due
to loss of quantum confinement.
To investigate whether a dc source-drain current, as
a mechanism which competes with the rf-driven dot-
reservoir electron tunnelling, could be the origin of the
large signal background, we switch the current off by
setting VSG below threshold. The data are shown in
Fig. 2(b). Here, we repeat the same measurement as in
panel (a) except for VSG = 0 V as opposed to VSG = 1 V.
By keeping VSG below threshold, current is prevented
from flowing between source and drain due to a disconti-
nuity in the 2DEG which leads to the drain ohmic. This
is confirmed by the blue trace in Fig. 2(c). The data
in panels (a) and (b) reveal a nearly identical response.
This suggests that a dc electric current is not the cause
of the readout degradation.
We now turn to investigate more in detail the region
of limited readout in the single-lead configuration. To
this end, we set VSG = 0 V and VGD = 0.7 V, and mea-
sure the phase response of the resonator as a function of
VBL and VBR. We take the derivative of the raw data to
reveal the extremely faint diagonal lines which indicate
charge transitions in the QD [see Fig. 3 (a)]. These fea-
tures would not be well resolved in the bare phase signal
because they are buried into a large background which
changes as a function of the experimental parameters,
as shown in Fig. 3(c). We point out that, despite the
poor contrast, this measurement at relatively high VGD
indicates the presence of a properly formed QD. This is
confirmed by the charging plot of Fig. 3(b). In this case,
we set VGD = 0.5 V (within the region of good readout
visibility) and measure the phase response at the same
operation point as in panel (a). By comparing the two
stability diagrams, we observe similar slopes and separa-
tions for the charge transitions, and, therefore, conclude
that the QD is not modified by the gate sensor bias point.
This suggests that the poor phase response at large VGD
voltage cannot be explained by loss of confinement in
the QD caused by an increased transparency of the bar-
riers. By contrast, the origin of this effect should be at-
tributed to an additional capacitive contribution arising
from the formation of a 2DEG under GD, which domi-
nates over the tunneling capacitance at high VGD. The
data reported in Fig 3(c) are consistent with this inter-
pretation. Indeed, the signal excursion at VGD = 0.7 V
is more than an order of magnitude larger than the one
4at VGD = 0.5 V, indicating a proportional variation of
∆C between the two operation modes. Furthermore,
at lower VGD the signal shows a nearly constant offset
with sharp valleys corresponding to capacitance varia-
tions ∆Ct ≈ 1.5 aF due to tunnelling events. By con-
trast, at higher VGD the signal varies steadily over the
voltage range shown as an effect of an overall maximum
variation in the total resonator capacitance ∆C ≈ 60 aF.
The variation of the background signal is ascribable to
the fact that, once VGD is above threshold and a 2DEG
is formed, the relevant MOS capacitance will depend on
the voltages applied to nearby gates. In practice, the
value of the additional capacitive contribution to the res-
onator is affected by each gate voltage in proportion to
its electrostatic cross-coupling to the 2DEG. For exam-
ple, in Fig. 3(c) we show the cross-capacitive contribution
of gate BL. Importantly, in this scenario, small capaci-
tive contributions due to tunneling become exceedingly
difficult to be detected since they are buried in this much
larger capacitive swing, as highlighted in Fig. 3(c).
Next, we characterize the change in total capacitance
of the system as a function of VGD. We do so by mon-
itoring the resonant frequency which directly relates to
the total capacitance of the circuit as fR =
1
2pi
√
LC
, where
C = Cp+Ct+CMOS, and CMOS is the conventional MOS
gate capacitance for GD [see inset of Fig. 4(a)]. By as-
suming that Cp should not change with gate voltage and
neglecting the small contribution of Ct, we extract the
dependence of CMOS with respect to VGD from the reso-
nant frequency shift. In Fig. 4(a), we plot the extracted
MOS capacitance as a function of VGD. For VGD < 0.6 V
we observe a small monotonic increase of the MOS capac-
itance as a function of increasing VGD. This phenomenon
can be attributed to the charging of interface traps38 be-
low the gate or to a cross-capacitive effect of gate GD
to the neighbouring 2DEGs, such as those accumulated
under SL and IG. For VGD > 0.6 V the MOS capacitance
rises rapidly, as expected from typical C-V curves of MOS
capacitors in weak inversion39. This type of behaviour is
consistent with the accumulation of a 2DEG under the
gate detector with a threshold voltage of ≈ 0.6 V.
Interestingly, the data in Fig 4(a) allow one to extract
the change in capacitance caused by the rf signal for dif-
ferent VGD values. The applied rf peak-to-peak voltage
amplitude to the gate is VRF = 0.02 V, hence we esti-
mate ∆CMOS ≈ 10 aF at VGD = 0.7 V. This confirms
that modifications in the MOS capacitance of the gate
sensor dominate at high values of VGD, making it in-
creasingly difficult to detect the much smaller tunnelling
capacitance variations due to single-electron transitions
(∆Ct ≈ 1.5 aF at the Coulomb peaks). By contrast, the
good visibility of the tunnelling events at VGD = 0.5 V is
consistent with the fact that ∆CMOS is negligible at that
operation point, as illustrated in Fig. 4(a).
In conclusion, we have demonstrated that, when an
accumulation-mode gate sensor is operated above thresh-
old voltage, the MOS capacitance becomes dominant
with respect to the tunnelling capacitance, and charge
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FIG. 4: (a) MOS capacitance as a function of VGD. Error bars
represent the measurement resolution. Shaded areas (not to
scale for clarity) indicate the peak-to-peak rf amplitude (red)
and the relevant ∆CMOS variation (blue). Inset: equivalent
circuit of the gate detector in series with the resonator cir-
cuit. (b) Top view of a device schematic with a linear array
of accumulation-mode quantum dots and gate-based readout.
The depletion gate runs under the dot gates, of width w, for
a length L. (c) Cross-sectional view of the structure in (b).
readout degrades dramatically. In figures 4(b) and (c),
we suggest a way of circumventing this issue. By using a
depletion gate (i.e. operated below threshold) which runs
underneath all the dot gates, the accumulation of an elec-
tron layer is prevented except for the active region, where
quantum dots are formed and controlled. Charge sensing
can then be performed using the same gate that defines
the QD via gate-based dispersive readout by embedding
the gates into resonant circuits. Note that readout of ev-
ery gate would not be strictly needed, as the state of each
dot can be inferred via cross-correlated measurements of
the nearest-neighbour sensors. To minimise the impact
of the capacitance between dot and depletion gates on
the dispersive response, we propose a design in which
the depletion gate extends away from the active area for
a distance L until it reaches the transition region between
gate (thin) and field (thick) SiO2, of thickness t and h,
respectively. Note that in the field oxide region, the for-
mation of a 2DEG underneath the dot gates is prevented
by the larger oxide thickness (h  t) that results in a
higher threshold voltage. We quantify the effect of the
additional dot-to-depletion gate capacitance on the dis-
persive response by estimating the contribution to the
overall parasitic capacitance for typical fabrication pa-
rameters. For dot gate widths w = 50 nm and AlyOx
layer thickness of 2 nm, a phase response deterioration
δ(∆φ)/∆φ of less than 1% can be attained for L <2 µm.
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